Abstract-A compact, modular 16-way combiner is presented which is based on a self-similar combiner topology. The combiner achieves a simulated passive efficiency of 38% at 77 GHz in a standard 90nm process with 1.49jlm thick AI top metal. A 77 GHz power amplifier is built based on the combiner, combining the output power of 16 stages to achieve a Psat of 11.4dBm, small signal gain of 9.4dB, and a 3dB bandwidth of more than 11 GHz on a 0.7V supply, with the optimal MAG for the technology being approximately 5dB at 77 GHz. The power amplifier is unconditionally stable with the K factor exceeding 3.8 between 50-90 GHz. The entire architecture is based on a modular power splitting and combining network that makes the design flexible and scalable. To the best of the authors' knowledge, this is the highest Psat reported at 77 GHz in CMOS with a sub IV quiescent Vds.
I. INTRODUCTION
There has been a recent surge of interest in fully integrated systems in CMOS for mm-wave frequencies, with applications targeting wireless communication, vehicular radar, imaging and sensing. This has followed from a natural trend of transistor scaling and a consequential increasing ft. fmax of devices in progressively smaller nodes, which has made once unchartered territory accessible to silicon ICs. In such a realization, the integrated power amplifier (PA) still remains the most challenging block because of low breakdown voltages and reliability issues like hot carrier injection (HCI) [1] . This fundamentally limits the maximum power that can be extracted from a single stage without sacrificing efficiency, gain, and stability. It therefore becomes inevitable that the output power of several stages must be combined in order to achieve the desired power level. Also since available gain is limited and ohmic losses are high at mm-wave frequencies, it becomes necessary to cascade several stages to boost up the power gain, often at the cost of efficiency.
In this paper, we present a scalable compact combiner topology which is based on a self-similar modular design.
The design is an effort towards realizing the broader concept illustrated in Fig. 1 where the entire combiner network is similar to a part of itself. The output currents of four stages driven in phase combine with four similar output stages which again combine with four similar stages and the self replication continues. Such self-similarity will not only make the design more modular, flexible and compact for lower loss, but will also make it more scalable than a more conventional 978-1-4244-7732-6/101$26.00 ©201 0 IEEE 244 current combing corporate network where physical distance of separation between the stages increases rapidly with number of stages [2] . The symmetry of this design also ensures a symmetric thermal profile in the die which affects each of the 4-way combining stages in a similar way, unlike a conventional corporate combiner where the temperature rise experienced by the middle stages is higher. As a proof of concept, we present the design of a 16-way combiner which combines the power of 16 output stages to achieve a Psat of + 1 1 AdB m at 77 GHz on a 0.7 V supply. This is the highest reported Psat in this frequency band in CMOS with a sub IV supply, that is necessary for long term reliability of the devices.
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A. Importance of Power Combining
When the transistor is operated at a frequency near its fmax, the gain is limited by the quality factor of its input impedance.
The resistive part of this impedance which sinks the input RF power, is contributed by the resistance of the polysilicon, the gate contacts and also by the delayed trans-conductance caused due to the transit delay between the charge induction in the channel and the instantaneous gate voltage, commonly known as 'nonquasistatic' effect [3] . The quality factor and therefore, the power gain and fmax, can be increased by reducing the IMS 2010 gate width per finger until the transistor becomes unstable from the output port for a conjugate input match. Thus, for a optimum gate width per finger, the power gain of a transistor biased at its maximum f max is fixed by technology. In this design, for a finger width of IfLm, the MAG was 5dB at 77 GHz at a bias of 0.16mAl fLm.
For an optimal finger width and bias, the output voltage The low input and output impedance of a 'giant' output stage will imply a high impedance transformation ratio in the interstage as well as the output matching network leading to high loss and possible instability into the preceding stage [4] .
This also reduces bandwidth and makes the design more sensitive to modeling errors. Also beyond a point, the con necting and feeding wiring resistance and inductance would overwhelm the benefit of adding irrationally large number of elements. In this technology, for a 96fLm finger wide transistor, the saturated output power is around 5.5 dBm for a large signal load-pull match.
B. Efficient Power Combining
In order to increase the net output power, therefore, it is evident that power combining is necessary. Any loss in the output combiner, however, is critical and directly reduces effi ciency and cannot be compensated for, unlike interstage losses.
Assuming around 4 dB of combiner loss, around 16 output stages each delivering 5.5dBm need to be combined in order to generate + 13dBm of output power. The problem of designing 978-1-4244-7732-6/101$26.00 ©201 0 IEEE 245 a combiner to ensure maximum large signal power transfer to a 50n load through a lossy matching network is a multi dimensional optimization procedure [I] . We know, however, that in silicon ICs, high-frequency loss is primarily dominated by metal loss due to storage of magnetic energy (as opposed to storage of electrical energy in the dielectric). Hence, in order to achieve a given inductive impedance transformation and store a given amount of net reactive energy, the average capacitive energy stored in the passive network has to be minimized, Simulated loss (passive efficiency) of the combiner again through a network of t-Iines and capacitors to achieve the desired load-pull impedance. This approach leads to a combiner with a simulated passive efficiency of 38% at 77
GHz as shown in Fig. 3 . Each of the feeding arms in the 16-way combiner is also fed through a series of self-similar driver amplifiers and matching networks as shown in Fig. 4 and explained in the next section. In theory, each such combiner can be self-replicated to make four such combiners combining the output power after having transformed the terminating 50n to 200n.
III. ARCHITECTURE AND AMPLIFIER DESIGN
The entire PA architecture, along with power splitting and combining, has been shown in 50% for such cascaded combiners; however such a reduction is unavoidable in order to achieve a higher saturation gain and a higher saturated output power.
.. were simulated to resonate around 80 GHz. They were used in series with suitable resistors to achieve low impedance bypass.
IV. MEASUREMENT SET-UP AND RESULTS
The die microphotograph is shown in Fig. 5 Vds, despite being implemented in a 90nm process with a relatively lower f max compared to finer line processes used in other implementations [5] - [10] . In general, although higher Psat and efficiency can be obtained by operating at higher supply voltages, it was kept low at 0.7V to operate far away from low breakdown and ensure long term reliability. combining network that makes the design flexible and scalable.
To the best of the authors' knowledge, this is the highest Psat reported at 77 GHz in CMOS on a sub IV quiescent Vds. The supply was kept at a low voltage of 0.7V which is essential for PAs in deep submicron CMOS because of low breakdown and long term reliability issues.
